

General Description

The EC5761 amplifier is single supply, micro-power, zero-drift CMOS operational amplifier, the amplifier offer bandwidth of 1.5MHz, rail-to-rail inputs and outputs, and single-supply operation from 2.2V to 5.5V. EC5761 uses chopper stabilized technique to provide very low offset voltage (less than 15 μ V maximum) and near zero drift over temperature. Low quiescent supply current of 320 μ A and very low input bias current of 80pA make the devices an ideal choice for low offset, low power consumption and high impedance applications. The single EC5761 is available in space-saving, SOT23-5 and SOP-8 package. The extended temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C over all supply voltages offers additional design flexibility.

Features


- Single-Supply Operation from +2.2V ~ +5.5V
- Rail-to-Rail Input / Output
- Gain-Bandwidth Product: 1.5 MHz (Typ.)
- Low Input Bias Current: 80pA (Typ.)
- Low Offset Voltage: 15µV (Max.)
- Quiescent Current: 320µA (Typ.)
- Operating Temperature: -40℃ ~ +125℃
- Available in SOT23-5 and SOP8 Packages

Applications

- Portable Equipment
- Mobile Communications
- Smoke Detector
- Sensor Interface
- Medical Instrumentation
- Battery-Powered Instruments

Handheld Test Equipment

Pin Assignments







Figure 1. Pin Assignment Diagram (SOT23-5 and SOP8 Package)

Ordering Information



Part Number	Package	Marking	Marking Information		
EC5761NNB2R	SOT23-5L	761YW	 Y: Year code (D=2013;E=2014;F=2015···) W: Week Code(The big character of A~Z is for the week of 1~26, and small a~z is for the week of 27~52. 		
EC5761NNM1R	SOP-8L	EC5761 LLLLL YYWWT	 LLLLL: Last five Number of Lot No YY: Year Code WW: Week Code T: Internal Tracking Code 		

Application Information

Size

EC5761 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. The small footprints of the EC5761 series packages save space on printed circuit boards and enable the design of smaller electronic products.

Power Supply Bypassing and Board Layout

EC5761 series operates from a single 2.2V to 5.5V supply or dual $\pm 1.1V$ to $\pm 2.75V$ supplies. For best performance, a $0.1\mu F$ ceramic capacitor should be placed close to the VDD pin in single supply operation. For dual supply operation, both VDD and VSS supplies should be bypassed to ground with separate $0.1\mu F$ ceramic capacitors.

Low Supply Current

The low supply current (typical $320\mu A$) of EC5761 series will help to maximize battery life. They are ideal for battery powered systems.

Operating Voltage

EC5761 series operate under wide input supply voltage (2.2V to 5.5V). In addition, all temperature specifications apply from -40 $^{\circ}$ C to +125 $^{\circ}$ C. Most behavior remains unchanged throughout the full operating voltage range. These guarantees ensure operation throughout the single Li-Ion battery lifetime.



Rail-to-Rail Input

The input common-mode range of EC5761 series extends 100mV beyond the supply rails (VSS-0.1V to VDD+0.1V). This is achieved by using complementary input stage. For normal operation, inputs should be limited to this range. Normally, input bias current is about 80pA; however, if the input voltages exceed the power supplies, excessive current can flow into or out of the pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10mA. This limitation can be accomplished with an $5k\Omega$ series input resistor.

Rail-to-Rail Output

Rail-to-Rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating in low supply voltages. The output voltage of EC5761 series can typically swing to less than 10mV from supply rail in light resistive loads (>100k Ω), and 60mV of supply rail in moderate resistive loads (10k Ω).

Capacitive Load Tolerance

The EC5761 series can directly drive 250pF capacitive load in unity-gain without oscillation. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, the capacitive load drive can be improved by inserting an isolation resistor RISO in series with the capacitive load, as shown in Figure 2.




Figure 2. Indirectly Driving a Capacitive Load Using Isolation Resistor

The bigger the RISO resistor value, the more stable VOUT will be. However, if there is a resistive load RL in parallel with the capacitive load, a voltage divider (proportional to RISO/RL) is formed, this will result in a gain error.

The circuit in Figure 3 is an improvement to the one in Figure 2. RF provides the DC accuracy by feed-forward the VIN to RL. CF and RISO serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving the phase margin in the overall feedback loop. Capacitive drive can be increa sed by increasing the value of CF. This in turn will slow down the pulse response.




Figure 3. Indirectly Driving a Capacitive Load with DC Accuracy



Differential amplifier

The differential amplifier allows the subtraction of two input voltages or cancellation of a signal common the two inputs. It is useful as a computational amplifier in making a differential to single-end conversion or in rejecting a common mode signal. Figure 4. shown the differential amplifier using EC5761.




Figure 4. Differential Amplifier

$$V_{\text{CUT}} = \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_4}{R_1} V_{\text{IN}} - \frac{R_2}{R_1} V_{\text{IP}} + \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_3}{R_1} V_{\text{REF}}$$

If the resistor ratios are equal (i.e. R1=R3 and R2=R4), then

$$V_{\text{OUT}} = \frac{R_2}{R_1} (V_{\text{IP}} - V_{\text{IN}}) + V_{\text{REF}}$$

Instrumentation Amplifier

The input impedance of the previous differential amplifier is set by the resistors R1, R2, R3, and R4. To maintain the high input impedance, one can use a voltage follower in front of each input as shown in the following two instrumentation amplifiers.

Three-Op-Amp Instrumentation Amplifier

The triple EC5761 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 5.




Figure 5. Three-Op-Amp Instrumentation Amplifier

The amplifier in Figure 5 is a high input impedance differential amplifier with gain of R2/R1. The two differential voltage followers assure the high input impedance of the amplifier.

$$V_o = (1 + \frac{R_4}{R_3})(V_{\rm IP} - V_{\rm IN})$$

Two-Op-Amp Instrumentation Amplifier

EC5761 can also be used to make a high input impedance two-op-amp instrumentation amplifier as shown in Figure 6.




Figure 6. Two-Op-Amp Instrumentation Amplifier

Where R1=R3 and R2=R4. If all resistors are equal, then $V_0=2(V_{IP}-V_{IN})$

Single-Supply Inverting Amplifier

The inverting amplifier is shown in Figure 6. The capacitor C1 is used to block the DC signal going into the AC signal source VIN. The value of R1 and C1 set the cut-off frequency to $fC=1/(2\pi R1C1)$. The DC gain is defined by VOUT=-(R2/R1)VIN




Figure 7. Single Supply Inverting Amplifier

EC5761

Low Pass Active Filter

The low pass active filter is shown in Figure 8. The DC gain is defined by $-R_2/R_1$. The filter has a 20dB/decade roll-off after its corner frequency $fC=1/(2\pi R_3C_1)$.




Figure 8. Low Pass Active Filter

Sallen-Key 2nd Order Active Low-Pass Filter

EC5761 can be used to form a 2 nd order Sallen-Key active low-pass filter as shown in Figure 9. The transfer function from VIN to VOUT is given by

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{\frac{1}{C_1C_2R_1R_2}A_{LP}}{S^2 + S(\frac{1}{C_1R_1} + \frac{1}{C_1R_2} + \frac{1}{C_2R_2} - \frac{A_{LP}}{C_2R_2}) + \frac{1}{C_1C_2R_1R_2}}$$

Where the DC gain is defined by ALP=1+R3/R4, and the corner frequency is given by

$$\mathbf{OC} = \sqrt{\frac{1}{C_1 C_2 R_1 R_2}}$$

The pole quality factor is given by

$$\frac{\omega C}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}$$

Let R1=R2=R and C1=C2=C, the corner frequency and the pole quality factor can be simplified as below

$$\omega_C = \frac{1}{CR}$$

And Q=2-R3/R4






Figure 9. Sanllen-Key 2nd Order Active Low-Pass Filter

Sallen-Key 2nd Order high-Pass Active Filter

The 2 nd order Sallen-key high-pass filter can be built by simply interchanging those frequency selective components R1, R2, C1, and C2 as shown in Figure 10.




Figure 10. Sanllen-Key 2nd Order Active High-Pass Filter

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{S^2 A_{HP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_2 R_2} + \frac{1 - A_{HP}}{C_1 R_1}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where $A_{HP}=1+R_3/R_4$



Electrical Characteristics

Absolute Maximum Ratings

Condition	Min	Max		
Power Supply Voltage (VDD to Vss)	-0.5V	+7V		
Analog Input Voltage (IN+ or IN-)	Vss-0.5V	VDD+0.5V		
PDB Input Voltage	Vss-0.5V	+7V		
Operating Temperature Range	-40℃	+125℃		
Junction Temperature	+15	+150℃		
Storage Temperature Range	-65℃	+150℃		
Lead Temperature (soldering, 10sec)	+30	+300℃		
Package Thermal Resistance (T _A =+25℃)	•			
SOP23-5, θJA	190	190℃		
SOP8, θJA	130	130℃		

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

EC5761

Electrical Characteristics

(VDD = +5V, Vss = 0V, VCM = 0V, VOUT = VDD/2, RL=100K tied to VDD/2, SHDNB = VDD, TA = -40 $^{\circ}$ C to +125 $^{\circ}$ C, unless otherwise noted. Typical values are at TA =+25 $^{\circ}$ C.) (Notes 1)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply-Voltage Range	VDD	Guaranteed by the PSRR test	2.2	-	5.5	V
Quiescent Supply Current (per		Vpp = 5V	_	320	380	^
Amplifier)		VDD = 3V	_	320	360	μΑ
Input Offset Voltage	Vos		-	-	15	μV
Input Offset Voltage Tempco	ΔVos/ΔT		-	-	0.05	µV/℃
Input Bias Current	Ів	(Note 2)	-	80	-	рА
Input Offset Current	los	(Note 2)	-	80	-	pA
Input Common-Mode Voltage Range	Vсм		-0.1	-	V _{DD} +0.1	V
Common-Mode Rejection Ratio	CMRR	VDD=5.5 VSS-0.1V VCM VDD+0.1V	90	110	-	dB
		Vss≤Vcм≤5V	100	120	-	dB
Power-Supply Rejection Ratio	rer-Supply Rejection Ratio PSRR V _{DD} = +2.5V to +5.5V		90	110	-	dB
Open-Loop Voltage Gain	Av	V _{DD} =5V, R _L =100k , 0.05V≤V _O ≤4.95V	110	130	-	dB
Output Voltage Swing	Vouт	VIN+-VIN- 10mV VDD-VOH	-	6	-	mV
		RL = 100k to Vpd/2 VoL-Vss	_	6	-	mV
		Vin+-Vin- 10mV Vdd-Voh	_	60	-	mV
		$R_L = 5k$ to $V_{DD}/2$ $V_{OL}-V_{SS}$	-	60	-	mV
Output Short-Circuit Current	Isc	Sinking or Sourcing	-	15	-	mA
Gain Bandwidth Product GBW		Av = +1V/V	-	1.5	-	MHz
Slew Rate SR		Av = +1V/V	-	0.4	-	V/µs
Settling Time ts		To 0.1%, Vout = 2V step Av = +1V/V	-	20	-	μs
Over Load Recovery Time		Vin Gain=Vs	-	100	-	μs
Input Voltage Noise Density	e n	f = 1 kHz	-	15	-	nV/ Hz
Input Voltage Noise Density		f = 100Hz	-	16	-	TIV/ HZ


Note 1: All devices are 100% production tested at TA = +25°C; all specifications over the automotive temperature range is guaranteed by design, not production tested.

Note 2: Parameter is guaranteed by design.




Typical characteristics

At TA=+25°C, RL=10 k Ω connected to VS/2 and VOUT= VS/2, unless otherwise noted.




At TA=+25°C, RL=10 k Ω connected to VS/2 and VOUT= VS/2, unless otherwise noted.





Package Information

SOP23-5





SOP8

