{"id":636,"date":"2021-12-21T15:04:00","date_gmt":"2021-12-21T07:04:00","guid":{"rendered":"https:\/\/ecmos2.liho.work\/?p=636"},"modified":"2024-09-10T13:41:16","modified_gmt":"2024-09-10T05:41:16","slug":"ec24c64c","status":"publish","type":"post","link":"https:\/\/www.ecmos.com.tw\/cn\/eeprom\/ec24c64c\/","title":{"rendered":"EC24C64C\uff5c64K Bits Two-Wire Serial EEPROM"},"content":{"rendered":"\n
\u898f\u683c\u66f8\u4e0b\u8f09<\/div><\/a>\n\n\n\n
\n\n\n\n

General Description<\/h3>\n\n\n\n

The EC24C64C is an industrial standard electrically erasable programmable read only memory (EEPROM) device that utilizes the industrial standard 2-wire interface for communications. The EC24C64C contains a
memory array of 64K bits (8,192×8), which is organized in 32-byte per page.
The EEPROM operates in a wide voltage range from 1.7V to 5.5V, which fits most application.
The product provides low-power operations and low standby current. The device is offered in Lead-free, RoHS, halogen free or Green package. The available package types are 8-pin SOP, TSSOP, DFN, MSOP.
The EC24C64C is compatible to the standard 2-wire bus protocol. The simple bus consists of Serial Clock (SCL) and Serial Data (SDA) signals. Utilizing such bus protocol, a Master device, such as a microcontroller, can usually
control one or more Slave devices, alike this EC24C64C.
The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The EC24C64C also has a Write Protect
Function via WP pin to cease from overwriting the data stored inside the memory array.
In order to refrain the state machine from entering into a wrong state during power-up sequence or a power toggle off-on condition, a power on reset circuit is embedded. During power-up, the device does not respond to any instructions until the supply voltage (VCC) has reached an acceptable stable level above the reset threshold voltage.
Once VCC passes the power on reset threshold, the device is reset and enters into the Standby mode. This would also avoid any inadvertent Write operations during power\u0002up stage. During power-down process, the device
will enter into standby mode, once VCC drops below the power on reset threshold voltage. In addition, the device will be in standby mode after receiving the Stop command, provided that no internal write operation is in progress. Nevertheless, it is illegal to send a command unless the VCC is within its operating level.
This product offers an additional page (Identification Page) of 32 bytes. The Identification Page can be used to store
sensitive application parameters which can be (later) permanently locked in Read-only mode.<\/p>\n\n\n\n

Features<\/h3>\n\n\n\n

\u25cf Two-Wire Serial Interface, I2C
TM Compatible
\u2013 Bi-directional data transfer protocol
\u25cf Wide-voltage Operation
\u2013 VCC = 1.7V to 5.5V
\u25cf Speed: 400 KHz (1.7V) and 1 MHz (2.5V~5.5V)
uA, 1.7V
\u25cf Operating current (max.): 0.8mA, 5.5V
\u25cf Hardware Data Protection
\u2013 Write Protect Pin
\u25cf Sequential & Random Read Features
\u25cf Memory organization: 8,192 x 8 bits
\u25cf Page Size: 32 bytes
\u25cf Page write mode
\u2013 partial page writes allowed
\u25cf Addition write lockable page(identification page)
\u25cf Self timed write cycle: 5ms (max.)
\u25cf Noise immunity on inputs, besides Schmitt trigger
\u25cf High-reliability
\u2013 Endurance: 1 million cycles
\u2013 Data retention: 100 years
\u25cf Industrial temperature grades
\u25cf Packages: SOP,TSSOP,MSOP,DFN
\u25cf Lead-free, RoHS, Halogen free, Green<\/p>\n\n\n\n

\n\n\n\n