

General Description

The EC5759 is a single supply, low power CMOS dual operational amplifier; these amplifiers offer bandwidth of 1MHz, rail-to-rail inputs and outputs, and single-supply operation from 2.2V to 5.5V. Typical low quiescent supply current of 80µA in dual operational amplifier within one chip and very low input bias current of 10pA make the devices an ideal choice for low offset, low power consumption and high impedance applications such as smoke detectors, photodiode amplifiers, and other sensors.

The EC5759 is available in SOP-8L and MSOP-8L packages. The extended temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C over all supply voltages offers additional design flexibility.

Features

- Single-Supply Operation from +2.2V ~ +5.5V
- Rail-to-Rail Input / Output
- Gain-Bandwidth Product: 1MHz (Typ.)
- Low Input Bias Current: 10pA (Typ.)
- Low Offset Voltage: 5mV (Max.)
- Quiescent Current: 40μA per Amplifier (Typ.)
- Operating Temperature: -40°C ~ +125°C
- Available in SOP-8L and MSOP-8L Packages

Applications

- Portable Equipment
- Smoke Detector
- Medical Instrumentation
- Battery-Powered Instruments

- Mobile Communications
- Sensor Interface
- Handheld Test Equipment

Pin Assignments





Figure 1. Pin Assignment Diagram (SOP-8L and MSOP-8L Package)

Ordering Information



Part Number	Package	Marking	Marking Information
EC5759NNM1R	SOP-8L	EC5759 LLLLL	LLLLL: Last five Number of Lot No YY: Year Code
EC5759NNR1R MSOP-8L		WW: Week Code T: Internal Tracking Code	

Application Information

Size

EC5759 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. The small footprints of the EC5759 series packages save space on printed circuit boards and enable the design of smaller electronic products.

Power Supply Bypassing and Board Layout

EC5759 series operates from a single 2.2V to 5.5V supply or dual ±1.1V to ±2.75V supplies. For best performance, a 0.1μF ceramic capacitor should be placed close to the VDD pin in single supply operation. For dual supply operation, both VDD and VSS supplies should be bypassed to ground with separate 0.1μFceramic capacitors.

Low Supply Current

The low supply current (typical 80µA) of EC5759 series will help to maximize battery life. They are ideal for battery powered Systems

Operating Voltage

EC5759 series operate under wide input supply voltage (2.2V to 5.5V). In addition, all temperature specifications apply from -40°C to +125°C. Most behavior remains unchanged throughout the full operating voltage range. These guarantees ensure operation throughout the single Li-lon battery lifetime.

Rail-to-Rail Input

The input common-mode range of EC5759 series extends 100mV beyond the supply rails (V_{SS} -0.1V to V_{DD} +0.1V). This is achieved by using complementary input stage. For normal operation, inputs should be limited to this range.



Rail-to-Rail Output

Rail-to-Rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating in low supply voltages. The output voltage of EC5759 series can typically swing to less than 10mV from supply rail in light resistive loads (> $100\text{k}\Omega$), and 60mV of supply rail in moderate resistive loads ($10\text{k}\Omega$).

Capacitive Load Tolerance

The EC5759 series can directly drive 250pF capacitive load in unity-gain without oscillation. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, the capacitive load drive can be improved by inserting an isolation resistor RISO in series with the capacitive load, as shown in Figure 2.




Figure 2. Indirectly Driving a Capacitive Load Using Isolation Resistor

The bigger the RISO resistor value, the more stable VOUT will be. However, if there is a resistive load R_L in parallel with the capacitive load, a voltage divider (proportional to RISO/ R_L) is formed, this will result in a gain error.

The circuit in Figure 3 is an improvement to the one in Figure 2. RF provides the DC accuracy by feed-forward the VIN to RL. C_F and RISO serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving the phase margin in the overall feedback loop. Capacitive drive can be increased by increasing the value of C_F . This in turn will slow down the pulse response.




Figure 3. Indirectly Driving a Capacitive Load with DC Accuracy

Differential amplifier

The differential amplifier allows the subtraction of two input voltages or cancellation of a signal common the two inputs. It is useful as a computational amplifier in making a differential to single-end conversion or in rejecting a common mode signal. Figure 4. shown the differential amplifier using EC5759




Figure 4. Differential Amplifier

$$V_{\text{CUT}} = \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_4}{R_1} V_{\text{IN}} - \frac{R_2}{R_1} V_{\text{IP}} + \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_3}{R_1} V_{\text{REF}}$$

If the resistor ratios are equal (i.e. $R_1=R_3$ and $R_2=R_4$), then

$$V_{\text{OUT}} = \frac{R_2}{R_1} (V_{\text{IP}} - V_{\text{IN}}) + V_{\text{REF}}$$

Instrumentation Amplifier

The input impedance of the previous differential amplifier is set by the resistors R₁, R₂, R₃, and R₄. To maintain the high input impedance, one can use a voltage follower in front of each input as shown in the following two instrumentation amplifiers.

Three-Op-Amp Instrumentation Amplifier

The dual EC5759 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 5.




Figure 5. Three-Op-Amp Instrumentation Amplifier

The amplifier in Figure 5 is a high input impedance differential amplifier with gain of R_2/R_1 . The two differential voltage followers assure the high input impedance of the amplifier.

$$V_o = (1 + \frac{R_4}{R_3})(V_{\rm IP} - V_{\rm IN})$$



EC5759

Two-Op-Amp Instrumentation Amplifier

EC5759 can also be used to make a high input impedance two-op-amp instrumentation amplifier as shown in Figure 6.




Figure 6. Two-Op-Amp Instrumentation Amplifier

Where $R_1=R_3$ and $R_2=R_4$. If all resistors are equal, then $Vo=2(V_{IP}-V_{IN})$

Single-Supply Inverting Amplifier

The inverting amplifier is shown in Figure 7. The capacitor C_1 is used to block the DC signal going into the AC signal source VIN. The value of R1 and C1 set the cut-off frequency to f_C =1/(2 π R1C1). The DC gain is defined by VOUT=-(R2/R1)VIN




Figure 7. Single Supply Inverting Amplifier

Low Pass Active Filter

The low pass active filter is shown in Figure 8. The DC gain is defined by $-R_2/R_1$. The filter has a -20dB/decade roll-off after its corner frequency $f_C=1/(2\pi R_3C_1)$.




Figure 8. Low Pass Active Filter

Sallen-Key 2nd Order Active Low-Pass Filter

EC5759 can be used to form a 2nd order Sallen-Key active low-pass filter as shown in Figure 9. The transfer function from VIN to VOUT is given by

$$\frac{V_{OCT}}{V_{IN}}(S) = \frac{\frac{1}{C_1C_2R_1R_2}A_{LP}}{S^2 + S(\frac{1}{C_1R_1} + \frac{1}{C_1R_2} + \frac{1}{C_2R_2} - \frac{A_{LP}}{C_2R_2}) + \frac{1}{C_1C_2R_1R_2}}$$

Where the DC gain is defined by ALP=1+R3/R4, and the corner frequency is given by

$$\mathbf{OC} = \sqrt{\frac{1}{C_1 C_2 R_1 R_2}}$$

The pole quality factor is given by

$$\frac{\omega C}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}$$

Let R1=R2=R and C1=C2=C, the corner frequency and the pole quality factor can be simplified as below

$$\omega_C = \frac{1}{CR}$$

And Q=2-R3/R4




Figure 9. Sanllen-Key 2nd Order Active Low-Pass Filter

Sallen-Key 2nd Order high-Pass Active Filter

The 2nd order Sallen-key high-pass filter can be built by simply interchanging those frequency selective components R1, R2, C1, and C2 as shown in Figure 10.




Figure 10. Sanllen-Key 2nd Order Active High-Pass Filter

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{S^2 A_{HP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_2 R_2} + \frac{1 - A_{HP}}{C_1 R_1}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where $A_{HP}=1+R_3/R_4$

Electrical Characteristics

Absolute Maximum Ratings

Condition	Min	Max	
Power Supply Voltage (V _{DD} to Vss)	-0.5V	+7V	
Analog Input Voltage (IN+ or IN-)	Vss-0.5V	V _{DD} +0.5V	
PDB Input Voltage	Vss-0.5V	+7V	
Operating Temperature Range	-40°C	+125°C	
Junction Temperature	+15	0°C	
Storage Temperature Range	-65°C	+150°C	
Lead Temperature (soldering, 10sec)	+30	00°C	
Package Thermal Resistance (T _A =+25°C)			
SOP-8L, θ _{JA}	130°C		
1SOP-8L, θ _{JA} 210°C			

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 $(V_{DD} = +5V, Vss = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L = 100K \text{ tied to } V_{DD}/2, SHDNB = V_{DD}, T_A = -40^{\circ}C \text{ to } +125^{\circ}C,$ unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply-Voltage Range	V _{DD}	Guaranteed by the PSRR test	2.2	-	5.5	V
Quiescent Supply Current (per Amplifier)	IQ	VDD = 5V	30	40	60	μΑ
Input Offset Voltage	Vos	Channel A	-	0.5	±5	mV
put enset renage		Channel B	-	5	-	
Input Offset Voltage Tempco	ΔVos/ΔT		-	2	-	μV/°C
Input Bias Current	Ів	(Note 2)	-	10	-	рА
Input Offset Current	los	(Note 2)	-	10	-	рА
Input Common-Mode Voltage Range	Vсм		-0.1	-	Vpp+0.1	V
Common-Mode Rejection Ratio	CMRR	VDD=5.5 Vss-0.1V≤VCM≤VDD+0.1V	55	65	-	dB
		Vss≤Vcм≤5V	60	80	-	dB
Power-Supply Rejection Ratio	PSRR	V _{DD} = +2.5V to +5.5V	75	94	-	dB
Open-Loop Voltage Gain	Av	V _{DD} =5V, R _L =100kΩ, 0.05V≤V _O ≤4.95V	100	110	-	dB
		V _{DD} =5V, R _L =5kΩ, 0.05V≤V _O ≤4.95V	70	80	-	dB
Output Voltage Swing	Vouт	VIN+-VIN- ≥ 10mV VDD-VOH	-	6	-	mV
		$R_L = 100k\Omega$ to $V_{DD}/2$ $V_{OL}-V_{SS}$	-	6	-	mV
		VIN+-VIN- ≥ 10mV VDD-VOH	-	60	-	mV
		$R_L = 5k\Omega$ to VDD/2 VOL-VSS	-	60	-	mV
Output Short-Circuit Current	Isc	Sinking or Sourcing	-	±20	-	mA
Gain Bandwidth Product	GBW	Av = +1V/V	-	1	-	MHz
Slew Rate	SR	Av = +1V/V	-	0.6	-	V/µs
Settling Time	ts	To 0.1%, Vouт = 2V step Av = +1V/V	-	5	-	μs
Over Load Recovery Time		Vın × Gain=Vs	-	2	-	μs
Input Voltage Noise Density	e n	f = 10kHz	-	20	-	nV/√Hz

Note 1: All devices are 100% production tested at $T_A = +25$ °C; all specifications over the automotive temperature range is guaranteed by design, not production tested.


Note 2: Parameter is guaranteed by design.


Typical characteristics


At T_A =+25°C, R_L =100 k Ω connected to V_S /2 and V_{OUT} = V_S /2, unless otherwise noted.





At T_A =+25°C, R_L =100 k Ω connected to V_S /2 and V_{OUT} = V_S /2, unless otherwise noted.


















Package Information


SOP-8L






MSOP-8L







SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES			
	MIN	NOM	MAX	MIN	NOM	MAX	
Α			1.10			0.043	
A1	0.05		0.15	0.002		0.006	
A2	0.75	0.85	0.95	0.030	0.033	0.037	
b	0.25	-	0.40	0.010		0.016	
С	0.13		0.23	0.005		0.009	
D	2.90	3.00	3.10	0.114	0.118	0.122	
E	2.90	3.00	3.10	0.114	0.118	0.122	
E1	4.90 BSC			0.193 BSC			
е	0.65 BSC			0.026 BSC			
L			0.55			0.022	
Θ	0		7*	0		7*	

Note:

- 1. Controlling Dimension:MM
- 2. Dimension D and E1 do not include Mold protrusion
- 3. Refer to Jedec standard MO187
- 4. Drawing is not to scale