

## **General Description**

The EC5821 is wideband, low-noise, low-distortion dual operational amplifier, that offer rail-torail inputs / outputs and single supply operation down to 2.2V.They draw 1.6mA of quiescent supply current while featuring ultra-low distortion(0.0002% THD+N), as well as low input voltage-noise density (15nV/Hz) and low input currentnoise density (0.5fA/Hz).These features make the devices an ideal choicef or applications that require low distortion and/or low noise. These amplifiers have inputs and outputs which swing rail-to-rail and their input common mode voltage range includes ground. The maximum input offset of these amplifiers is less than 5mV.

The EC5821are unity gain stable with a gain-bandwidth of 10MHz.The EC5821 is available in SOT23-5 and SOP 8 packages. The extended temperature range of -40 $^{\circ}$  to +125 $^{\circ}$  over all supply voltages offers additional design flexibility.

## **Features**

- Single-Supply Operation from +2.2V ~ +5.5V
- Rail-to-Rail Input / Output
- Gain-Bandwidth Product: 10MHz (Typ.)
- Low Input Bias Current: 10pA (Typ.)
- Low Offset Voltage: 5mV (Max.)

**Battery-Powered Instruments** 


Handheld Test Equipment

- Quiescent Current: 800µA per Amplifier (Typ.)
- Operating Temperature: -40℃ ~ +125℃
- Available in SOT23-5 and SOP8 Packages

## Application

- Portable Equipment
- Mobile Communications
- Smoke Detector
- Sensor Interface
- Medical Instrumentation


# **Pin Assignments**



#### Figure 1. Pin Assignment Diagram (SOT23-5 and SOP8 Package)



## **Ordering Information**



Part Number	Package	Marking	Marking Information
EC5821NNB2R	SOT23-5L	821YW	<ol> <li>Y : Year code(D=2013;E=2014;F=2015)</li> <li>W : Week Code( The big character of A~Z is for the week of 1~26, and small a~z is for the week of 27~52.</li> </ol>
EC5821NNM1R SOP-8L EC5821 LLLLL YYWWT		<ol> <li>LLLLL : Last five Number of Lot No</li> <li>YY : Year Code</li> <li>WW : Week Code</li> <li>T : Internal Tracking Code</li> </ol>	

## **Application Information**

#### Size

EC5821 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. The small footprints of the EC5821 series packages save space on printed circuit boards and enable the design of smaller electronic

products.

#### Power Supply Bypassing and Board Layout

EC5821 series operates from a single 2.2V to 5.5V supply or dual  $\pm 1.1V$  to  $\pm 2.75V$  supplies. For best performance, a  $0.1\mu$ F ceramic capacitor should be placed close to the VDD pin in single supply operation. For dual supply operation, both VDD and VSS supplies should be bypassed to ground with separate  $0.1\mu$ Fceramic capacitors.

### Low Supply Current

The low supply current (typical 400µA) of EC5821 series will help to maximize battery life. They are ideal for battery powered Systems

### **Operating Voltage**

EC5821 series operate under wide input supply voltage (2.2V to 5.5V). In addition, all temperature specifications apply from  $-40^{\circ}$ C to  $+125^{\circ}$ C. Most behavior remains unchanged throughout the full operating voltage range. These guarantees ensure operation throughout the single Li-Ion battery lifetime.



#### **Rail-to-Rail Input**


The input common-mode range of EC55821 series extends 100mV beyond the supply rails (VSS-0.1V to VDD+0.1V). This is achieved by using complementary input stage. For normal operation, inputs should be limited to this range.

### **Rail-to-Rail Output**

Rail-to-Rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating in low supply voltages. The output voltage of EC5821 series can typically swing to less than 10mV from supply rail in light resistive loads (>100k $\Omega$ ), and 60mV of supply rail in moderate resistive loads (10k $\Omega$ ).

#### **Capacitive Load Tolerance**

The EC5821 series can directly drive 250pF capacitive load in unity-gain without oscillation. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, the capacitive load drive can be improved by inserting an isolation resistor RISO in series with the capacitive load, as shown in Figure 2.



#### Figure 2. Indirectly Driving a Capacitive Load Using Isolation Resistor

The bigger the RISO resistor value, the more stable VOUT will be. However, if there is a resistive load RL in parallel with the capacitive load, a voltage divider (proportional to RISO/RL) is formed, this will result in a gain error.

The circuit in Figure 3 is an improvement to the one in Figure 2. RF provides the DC accuracy by feed-forward the VIN to RL. CF and RISO serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, there by preserving the phase margin in the over all feedback loop. Capacitive drive can be increased by increasing the value of CF. This in turn will slow down the pulse response.




Figure 3. Indirectly Driving a Capacitive Load with DC Accuracy





### **Differential amplifier**

The differential amplifier allows the subtraction of two input voltages or cancellation of a signal common the two inputs. It is useful as a computational amplifier in making a differential to single-end conversion or in rejecting a common mode signal. Figure 4. shown the differential amplifier using EC5821.




Figure 4. Differential Amplifier

$$V_{\text{OUT}} = \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_4}{R_1} V_{\text{IN}} - \frac{R_2}{R_1} V_{\text{IP}} + \left(\frac{R_1 + R_2}{R_3 + R_4}\right) \frac{R_3}{R_1} V_{\text{REF}}$$

If the resistor ratios are equal (i.e. R1=R3 and R2=R4), then


$$V_{\text{OUT}} = \frac{R_2}{R_1} (V_{\text{IP}} - V_{\text{IN}}) + V_{\text{REF}}$$

#### **Instrumentation Amplifier**

The input impedance of the previous differential amplifier is set by the resistors R1, R2, R3, and R4. To maintain the high input impedance, one can use a voltage follower in front of each input as shown in the following two instrumentation amplifiers.

#### **Three-Op-Amp Instrumentation Amplifier**

The triple EC5821 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 5.









The amplifier in Figure 5 is a high input impedance differential amplifier with gain of R2/R1. The two differential voltage followers assure the high input impedance of the amplifier.

$$V_o = (1 + \frac{R_4}{R_3})(V_{\rm IP} - V_{\rm IN})$$

### **Two-Op-Amp Instrumentation Amplifier**

EC5821 can also be used to make a high input impedance two-op-amp instrumentation amplifier as shown in Figure 6.




Figure 6. Two-Op-Amp Instrumentation Amplifier

Where R1=R3 and R2=R4. If all resistors are equal, then Vo=2(VIP-VIN)

## Single-Supply Inverting Amplifier

The inverting amplifier is shown in Figure 6. The capacitor C1 is used to block the DC signal going into the AC signal source VIN. The value of R1 and C1 set the cut-off frequency to  $fc=1/(2\pi R1C1)$ . The DC gain is defined by VOUT=-(R2/R1)VIN




Figure 7. Single Supply Inverting Amplifier

### Low Pass Active Filter

The low pass active filter is shown in Figure 8. The DC gain is defined by  $-R_2/R_1$ . The filter has a -20dB/decade roll-off after its corner frequency  $f_{C}=1/(2\pi R_3 C_1)$ .








Figure 8. Low Pass Active Filter

### Sallen-Key 2nd Order Active Low-Pass Filter

EC5731 can be used to form a 2 nd order Sallen-Key active low-pass filter as shown in Figure 9. The transfer function from VIN to VOUT is given by

$$\frac{V_{COT}}{V_{\mathbb{IN}}}(S) = \frac{\frac{1}{C_1 C_2 R_1 R_2} A_{LP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where the DC gain is defined by ALP=1+R3/R4, and the corner frequency is given by

$$\mathcal{OC} = \sqrt{\frac{1}{C_1 C_2 R_1 R_2}}$$

The pole quality factor is given by

$$\frac{\omega C}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2}$$

Let R1=R2=R and C1=C2=C, the corner frequency and the pole quality factor can be simplified as below

$$\omega_{C} = \frac{1}{CR}$$

And Q=2-R3/R4





Figure 9. Sanllen-Key 2nd Order Active Low-Pass Filter





### Sallen-Key 2nd Order high-Pass Active Filter

The 2 nd order Sallen-key high-pass filter can be built by simply interchanging those frequency selective components R1, R2, C1, and C2 as shown in Figure 10.



#### Figure 10. Sanllen-Key 2nd Order Active High-Pass Filter

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{S^2 A_{HP}}{S^2 + S(\frac{1}{C_1 R_1} + \frac{1}{C_2 R_2} + \frac{1 - A_{HP}}{C_1 R_1}) + \frac{1}{C_1 C_2 R_1 R_2}}$$

Where  $A_{HP}=1+R_3/R_4$ 

## **Electrical Characteristics**

#### **Absolute Maximum Ratings**

Condition	Min	Мах		
Power Supply Voltage (VDD to Vss)	-0.5V	+7V		
Analog Input Voltage (IN+ or IN-)	Vss-0.5V	Vdd+0.5V		
PDB Input Voltage	Vss-0.5V	+7V		
Operating Temperature Range	-40℃	+125℃		
Junction Temperature	+15	+150°C		
Storage Temperature Range	-65℃	+150℃		
Lead Temperature (soldering, 10sec)	+300℃			
Package Thermal Resistance (Ta=+25°C)				
SOP8, θja	130°C			
MSOP8, θja	210℃			

**Note:** Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## **Electrical Characteristics**

 $(VDD = +5V, Vss = 0V, VCM = 0V, VOUT = VDD/2, RL=100K tied to VDD/2, SHDNB = VDD, TA = -40^{\circ}C to +125^{\circ}C$ , unless otherwise noted. Typical values are at TA =+25^{\circ}C.) (Notes 1)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply-Voltage Range	Vdd	Guaranteed by the PSRR test	2.2	-	5.5	V
Quiescent Supply Current (per	ldd	V <sub>DD</sub> = 3V	-	0.8	-	mA
Amplifier)	IDD	V <sub>DD</sub> = 5V	-	0.8	1.2	
	Vos	T <sub>A</sub> = +25℃	-	-	±5	mV
Input Offset Voltage		T <sub>A</sub> = -40℃ to +85℃	-	-	-	
		T <sub>A</sub> = -40℃ to +125℃	-	-	±1.5	
Input Offset Voltage Tempco	ΔVos/ΔT		-	±0.3	±6	µV/℃
Input Bias Current	Ів	(Note 3)	-	±1	±100	рА
Input Offset Current	los	(Note 3)	-	±1	±100	pА
Input Common-Mode Voltage	Vсм	Guaranteed by the $T_A = 25^{\circ}C$	-0.2	-	VDD+0.2	V
Range	VCM	CMRR test T <sub>A</sub> = -40°C to +125°C	0	-	Vdd0	
Common-Mode Rejection Ratio	CMRR	Vss-0.2V≤Vcм≤Vdd+0.2V TA = +25℃	-	75	-	dB
		Vss≤Vcм≤5V T₄ = +25℃	65	80	-	
		Vss-0.2V≤Vcм≤Vdd+0.2V T <sub>A</sub> = -40℃ to +125℃	-	65	-	
Power-Supply Rejection Ratio	PSRR	V <sub>DD</sub> = +2.2V to +5.5V	75	90	-	dB
Open-Loop Voltage Gain	Av	R∟=100kΩ to Vɒɒ/2, 100mV≤Vo≤Vɒɒ -125mV	90	100	-	
		R∟=1kΩ to Vɒɒ/2, 200mV≤Vo≤Vɒɒ -250mV	75	85	-	dB
		R∟=500Ω to V <sub>DD</sub> /2, 350mV≤Vo≤V <sub>DD</sub> -500mV	55	65	-	
Output Voltage Swing	Vout	Vin+-Vin- ≥10mV Vdd-Voh	-	10	35	mV
		$R_L = 10 k\Omega$ to VDD/2 VoL-Vss	-	10	30	
		V <sub>IN+</sub> -V <sub>IN-</sub>  ≥10mV Vdd-Voh	-	80	200	
		$R_L = 1k\Omega$ to VDD/2 VoL-Vss	-	50	150	
		Vın+-Vin- ≥10mV Vdd-Voh		100	350	



		$R_L = 500\Omega$ to VDD/2 VoL-Vss		80	260	
Output Short-Circuit Current	lsc	Sinking or Sourcing	-	±50	-	mA
PDB Logic Low	Vı∟		-	-	0.8	V
PDB Logic High	Vін		2	-	-	V
Turn-On Time	Τον		-	2.2	-	μs
Turn-Off Time	Toff		-	0.8	-	μs
Output Leakage Current	Ileak	Shutdown Mode (PDB = Vss), Vout = Vss to Vbb	-	±0.001	±1.0	μΑ
Input Capacitance	CIN			10		pF
Gain Bandwidth Product	GBW	$A_V = +1V/V$	-	10	-	MHz
Slew Rate	SR	$A_V = +1V/V$	-	4.5	-	V/µs
Full Power Bandwidth		Av = +1V/V	-	0.4	-	MHz
Phase Margin	фm	Av = +1V/V	-	55	-	deg
Gain Margin	Gm	Av = +1V/V	-	12	-	dB
Settling Time	ts	To 0.01%, Vout = 2V step Av = +1V/V	-	1	-	μs
Capacitive-Load Stability	CLOAD	No sustained oscillations. Av = +1V/V	-	200	-	pF
Peak-to-Peak Input Noise Voltage (Note 5)	en(p-p)	f = 0.1Hz to 10Hz	-	5	-	μVр-р
Input Voltage Noise Density	en	<i>f</i> = 10Hz	-	60	-	nV/√Hz
		f = 1kHz	-	30	-	
		f = 30kHz	-	15	-	
Input Current Noise Density	İn	f = 1kHz				fA/√Hz
Total Harmonic Distortion plus	THD+N	Vout = 2Vp-p,				
Noise		Av = +1V/V, f = 1kHz	-	0.0001	-	
		$RL = 10k\Omega$ to $GND f = 20kHz$	-	0.002	-	%
		Vout = 2Vp-p,				
		Av = +1V/V, f = 1kHz	-	0.0002	-	
		$RL = 1k\Omega$ to $GND f = 20kHz$	-	0.004	-	

**Note 1:** All devices are 100% production tested at TA = +25°C; all specifications over the automotive temperature range is guaranteed by design, not production tested.

**Note 2:** Parameter is guaranteed by design.


Note 3: Peak-to-peak input noise voltage is defined as six times RMS value of input noise voltage.

EC5821



# **Package Information**

### SOP23-5





## SOP8

